By Topic

250 W HVHBT Doherty With 57% WCDMA Efficiency Linearized to {-} 55 dBc for 2c11 6.5 dB PAR

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Steinbeiser, C. ; TriQuint Semicond., Richardson, TX ; Landon, T. ; Suckling, C. ; Nelson, J.
more authors

A two-way symmetrical Doherty amplifier exhibiting 250 W saturated power has been developed using high-voltage HBT (HVHBT) GaAs technology biased at 28 V on the collector. Greater than 57% collector efficiency at 50 W (47 dBm) average output power has been demonstrated while achieving -55 dBc linearized ACPR at 5 MHz offset using a two-carrier-side-by-side WCDMA input signal with 6.5 dB PAR measured at 0.01% probability on the CCDF. In addition, a two-stage HVHBT lineup exhibiting 450 W (56.5 dBm) peak power has been demonstrated. The output stage consists of a pair of 250 W two-way symmetrical Doherty amplifiers power combined using a low-loss branchline combiner and driven by a single-ended 100 W class AB high-efficiency amplifier. The lineup demonstrated 44% PAE at 100 W (50 dBm) average output power with 25 dB lineup gain while achieving - 55 dBc linearized ACPR at 5 MHz offset using a two-carrier-side-by-side WCDMA input signal with 6.5 dB PAR measured at 0.01% probability on the CCDF. The lineup exhibits 400 W (56 dBm) PldB at 60% PAE CW, with 45% PAE at 6 dB backoff.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:43 ,  Issue: 10 )