By Topic

Capturing device mismatch in analog and mixed-signal designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Janet Meiling Wang ; University of Arizona, Tucson ; Yu Cao ; Min Chen ; Jin Sun
more authors

As feature size goes below 70 nm, process variation introduced device mismatch may cause over 40% performance variations and circuit failures especially for analog/mixed-signal designs. The location dependent correlations among devices and the large number of devices in some practical designs make it difficult to predict performance corners accurately and efficiently. This paper aims to provide an overview of possible methodologies and approaches that model and analyze device mismatch. In particular, the paper describes a new finite point device modeling technique that can speed up the analysis procedure, a new parametric reduction method and a novel Chebyshev Affine Arithmetic (CAA) based performance bound estimation approach.

Published in:

IEEE Circuits and Systems Magazine  (Volume:8 ,  Issue: 4 )