By Topic

Parallel architecture for decoding LDPC Codes on high speed communication systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Morero, D.A. ; Digital Commun. Res. Lab., Nat. Univ. of Cordoba, Cordoba ; Corral-Briones, G. ; Hueda, M.R.

This paper presents a novel parallel architecture for decoding LDPC codes. The proposed architecture has low memory and interconnection requirements, becoming attractive for high speed applications such as fiber optic communications and high density magnetic recording. As an example, the implementation on an FPGA of a TPC/SPC code using the proposed architecture will also be described.

Published in:

Micro-Nanoelectronics, Technology and Applications, 2008. EAMTA 2008. Argentine School of

Date of Conference:

18-19 Sept. 2008