By Topic

New SRAM Cell Design for Low Power and High Reliability Using  32nm Independent Gate FinFET Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Young Bok Kim ; Dept. of Electr. & Comput. Eng., Northeastern Univ., Liaoning ; Yong-Bin Kim ; Lombardi, Fabrizio

This paper proposes new methods for SRAM cell design in FinFET technology. One of the most important features of FinFET is that the independent front and back gates can be biased differently to control the current and the device threshold voltage. By controlling the back gate voltage of a FinFET, a SRAM cell can be designed for low power consumption. This paper proposes a new 8T (8 transistors) SRAM structure that reduces dynamic power for the write operation and achieves a wider SNM (static noise margin). Using the new FinFET based 8T SRAM cell, dynamic power consumption is reduced by nearly 48% and the SNM is widened up to 56% compared to the conventional 6T SRAM at the expense of 2% leakage power and 3% write delay increase.

Published in:

Design and Test of Nano Devices, Circuits and Systems, 2008 IEEE International Workshop on

Date of Conference:

29-30 Sept. 2008