By Topic

Design and implementation of IP data reassembly processor for multimedia STB

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Won-Ho Kim ; Div. of Electr. & Electron. Eng., Kongju Nat. Univ., Kongju ; Ho-Kyom Kim

This paper describes hardware-based IP data reassembly processor for multimedia STB (set-top-box) compatible with DVB-RCS. The conventional IP reassembly scheme is based on software processing of multimedia STB. As the transmission rate increases in order to support the broadband multimedia data services, the CPU load of multimedia STB is increased and reassembly performance is degraded. To provide smooth and flexible broadband multimedia data services, we proposed hardware based high speed reassembly processor. It has been tested and confirmed to meet required functions and performances.

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:54 ,  Issue: 3 )