By Topic

Performance Model Generation for MPSoC Design-Space Exploration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Theelen, B.D. ; Dept. of Electr. Eng., Eindhoven Univ. of Technol., Eindhoven

Multi-processor system-on-chip (MPSoC) design is profiting considerably from the trend towards model-driven design. Design choices in this area cover considerations on alternative parallellisations of application software, alternative architectures for the hardware platform and different ways to map applications onto the platform. Various paradigms exist for modelling applications and also for modelling platforms. This paper presents a tool for generating abstract performance models of MPSoC systems to further automate their design-space exploration. The tool supports several traditional paradigms for specifying applications and uses a new model of architecture to enable describing hardware platforms at a much higher abstraction level than traditional hardware description languages. The tool relies on a collection of modelling patterns to convert application and platform specifications together with a mapping into one unifying model expressed in a formal general-purpose modelling language that offers extensive support for performance analysis.

Published in:

Quantitative Evaluation of Systems, 2008. QEST '08. Fifth International Conference on

Date of Conference:

14-17 Sept. 2008