By Topic

Nonuniform sampling digital PLL with fast error correction technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Al-Zaabi, A. ; Etisalat Univ. Coll., Sharjah ; Al-Qutayri, M. ; Al-Araji, S.

A non-uniform sampling Time Delay Digital Tanlock loop with an enhanced frequency acquisition performance is proposed in this work. An error detection circuitry is utilized to adjust the loop gain before the system goes out of the locking range. The process is controlled by a finite state machine. Through this adaptive process, the system can efficiently overcome frequency disturbances that may cause the loop to go out of lock. The performance of the proposed system under noise free conditions has been investigated by analysis and computer simulation. It is shown that the new developed loop can offer rapid acquisition and good tracking performance over a wide locking range.

Published in:

Electronics, Circuits and Systems, 2005. ICECS 2005. 12th IEEE International Conference on

Date of Conference:

11-14 Dec. 2005