By Topic

60 GHz single-chip 90nm CMOS radio with integrated signal processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Sarkar, S. ; Georgia Electronic Design Center, School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, 30332-0269 USA ; Sen, P. ; Perumana, B. ; Yeh, D.
more authors

A 60 GHz single-chip CMOS radio has been fully integrated using standard 90 nm CMOS process technology. The digitally controlled wideband super-heterodyne architecture combined with a high-speed digital signal processor has been designed to support the whole 57 to 66 GHz bandwidth available, and enable data throughput exceeding 7Gbps QPSK and 15 Gbps 16 QAM for a total DC power budget below 200 mW. The receiver chain provides a total gain of nearly 50 dB for a total noise figure below 9 dB while the power amplifier delivers +8.4 dBm saturated output power at 60 GHz. The single-chip radio is digitally controlled via a standard SPI, and scalable to a phased array architecture. This is the highest level of integration for a 60 GHz single-chip transceiver reported till date. The design has been optimized for robustness against process variation and temperature, and verified by measurement results.

Published in:

Microwave Symposium Digest, 2008 IEEE MTT-S International

Date of Conference:

15-20 June 2008