By Topic

A 60-GHz single-balance gate-pumped down-conversion mixer with reduced-size rat-race hybrid on 130-nm CMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chun-Hsien Lien ; Department of Electrical Engineering and Graduate Institute of Communication Engineering, National Taiwan University, Taipei, 106, Taiwan, R.O.C. ; Pei-Si Wu ; Kun-You Lin ; Huei Wang

60-GHz compact single-balanced gate-pumped mixer using standard bulk 0.13-mum CMOS process is presented. This mixer utilized a new reduced-size rat-race hybrid, composed of a thin-film microstrip (TFMS) line spiral broad-side coupled Marchand balun and two lambda/4 lines. The overall chip size including pads is 0.8 times 0.7 mm2. At RF of 58-65 GHz, IF of 4.5 GHz, and low LO power of 3 dBm, a conversion gain between 0.5 to -2.7 dB, input-referred 1-dB compression point of -6 dBm, and LO to RF isolation greater than 33 dB were measured with a drain bias of 1.5 V and total current of 5 mA .

Published in:

Microwave Symposium Digest, 2008 IEEE MTT-S International

Date of Conference:

15-20 June 2008