Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Scalable high performance computing on FPGA clusters using message passing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Creedon, E. ; Dept. of Comput. Sci., Trinity Coll. Dublin, Dublin ; Manzke, M.

The direct connection of application logic to network logic allows parallel applications to better leverage the network resources. We present a hardware description language message passing application programming interface (HDL MP API) for FPGAs. This allows an application to operate both local and network resources in a uniform, scalable and portable manner, independent of the interconnect. We use the message passing communication paradigm with all necessary communication operations performed by dedicated control hardware, independently of the interconnect. Ethernet has been used as the interconnect to demonstrate the HDL MP API functionality for this proof of concept system. Parallel linear array matrix multiplication has been implemented and tested using the HDL MP API. This application demonstrates the scalability provided by the HDL MP API.

Published in:

Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on

Date of Conference:

8-10 Sept. 2008