By Topic

UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chun-Hsian Huang ; Dept. of Comput. Sci. & Inf. Eng., Nat. Chung Cheng Univ., Chiayi ; Pao-Ann Hsiung

We propose a UML-based hardware/software co-design platform for partially reconfigurable systems, targeting mainly at network security systems. Applications with heavy computing are implemented as the partially reconfigurable hardware tasks for enhancing the system performance and flexibility, which means that a network security embedded system can dynamically reconfigure one part of the system at run-time according to different security needs while other parts are still functioning. We further propose a partially reconfigurable hardware template, using which the users only need to integrate their hardware applications with the template without going through the full partial reconfiguration flow. The template has an average overhead of only 0:62% of the total resources in Xilinx Virtex-II XC2V3000 FPGA. Furthermore, our proposed platform includes a UML-based system model that can directly interact with the system hardware architecture. Compared to the synthesis based estimation methods with inaccuracy ranging from -23% to +234% for the execution time of dynamically partially reconfigurable hardware tasks, by using our platform users can directly measure the execution time and use them to validate system correctness and performance at a high-level phase, which significantly reduces the number of iterations in the system development.

Published in:

Computer Systems Architecture Conference, 2008. ACSAC 2008. 13th Asia-Pacific

Date of Conference:

4-6 Aug. 2008