By Topic

Design of Real-time Convolution Processor and its Application in Radar Echo Signal Simulator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wang Zongbo ; Dept. of Electron. Eng., Beijing Inst. of Technol., Beijing ; Gao Meiguo ; Fu Xiongjun ; Jiang Changyong

An approach of implementing time-domain real-time convolution processor into multi-chip FPGA hardware platform is stated and the application of the convolution processor in radar echo signal simulator is introduced. With high speed input data flow, the algorithm of parallel-decomposition and coefficient-partitioned convolution is proposed to meet the real-time requirement. With the decomposition of the input data and the coefficient sequence, the input data flow from ADC with high sample rate can be slow down; with the partition of the coefficient sequence, the overall convolution process can be partitioned into several sub-convolutions and implementing into multi-chip FPGA hardware platform. The algorithm and design architecture shown in the paper is useful in complicate radar echo signal simulation with broadband coverage and low input-output delay.

Published in:

Computer Science and Information Technology, 2008. ICCSIT '08. International Conference on

Date of Conference:

Aug. 29 2008-Sept. 2 2008