By Topic

Implementation of LDPC Decoder in DVB-S2 Using Min-Sum Algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Haeseong Jeong ; Sch. of Inf. & Commun. Eng., Sungkyunkwan Univ., Suwon ; Jong Tae Kim

A new market on digital broadcasting is opening because of the adoption of digital video broadcasting second generation as a digital broadcasting standard in Europe. The DVB-S2 uses a low density parity check, so DVB-S2 has much fast communication speed than conventional DVB which uses Reed-Solomon code and convolutional code for error correction. In this paper, we valuate performance and implement LDPC decoder of FEC which is important sub-system of DVB-S2 using VHDL. The simulated and implemented LDPC decoder is based on the min-sum algorithm.

Published in:

Convergence and Hybrid Information Technology, 2008. ICHIT '08. International Conference on

Date of Conference:

28-30 Aug. 2008