By Topic

A Survey on System-Level Techniques for Power Reduction in Field Programmable Gate Array (FPGA)-Based Devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Czapski, P.P. ; Sch. of Comput. Eng., Nanyang Technol. Univ., Singapore ; Sluzek, A.

With growth demands to untethered embedded systems, e.g. sensor nodes, in the flexibility, performance, product longevity, areas, and decreasing time-to-market (TTM), programmable logic devices may allow covering lack of suitable processing units. Decrease in the feature transistor sizes allows producing smaller programmable devices and providing more computational power. However, such shrinking of feature sizes introduces higher power lost (static power). Moreover, programmable devices are clocked with higher frequencies due to the performance demands increase that introduces additional power consumption. Therefore, there is a need for techniques that allow for substantial power reduction and being achievable on the higher levels of the designing process. In this paper, we address means of the dynamic power consumption reduction on the system-level. This is envisaged that proposed techniques may allow achieving substantial power consumption savings with negligible hardware overheads while maintaining the energy per operation.

Published in:

Sensor Technologies and Applications, 2008. SENSORCOMM '08. Second International Conference on

Date of Conference:

25-31 Aug. 2008