Close category search window
 

Heterogeneous multiprocessor on chip compiler, architecture, place and route design space exploration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hammami, O. ; ENSTA, Paris

Multiprocessors system on chip are strongly emerging as best candidates for complex embedded applications. Heterogeneous multiprocessors bring an added value by allowing customization of processors to match required constraints in terms or area, performance and energy consumption. This customization of processors opens up a larger design space than homogeneous multiprocessors and naturally attracts the use of additional customization at various levels. In this paper we describe the design space exploration benefits of heterogeneous multiprocessors of the combined effects of compiler, architecture and place and route. A case study of a 5 way heterogeneous multiprocessor validates our approach.

Published in:
Electrotechnical Conference, 2008. MELECON 2008. The 14th IEEE Mediterranean

Date of Conference: 5-7 May 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.