By Topic

Performance evaluation of parallel applications on multiprocessor systems on chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
O. Hammami ; ENSTA, 32 Bvd Victor 75739 Paris, Cedex FRANCE ; G. Tian

A MPSOC based on Network-on-Chip (NoC) is developed and presented. Some matrix applications are developed for this platform according to the shared-memory programming model. Performance results are compared between the NoC based multiprocessor system and the traditional bus-based MPSOC. The concerns of efficient data distribution and requisition for the memory system have also been considered in this paper. A conclusion is made in the end showing the apparent advantages brought in by the NoC based MPSOC.

Published in:

MELECON 2008 - The 14th IEEE Mediterranean Electrotechnical Conference

Date of Conference:

5-7 May 2008