By Topic

System structure for FPGA-based SOPC design using hard tasks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Jianzhuang Wang ; Dept. of Mech. Sci. & Eng., Huazhong Univ. of Sci. & Technol., Hubei ; Youping Chen ; Jingming Xie ; Bing Chen
more authors

In this paper, the authors present a system structure for FPGA-based SOPC (system on programmable chip) design which uses an embedded processor to do scheduling to the HDL modules as its hard tasks. This kind of structure is implemented on the NIOS-II system offered by ALTERA and uses muC/OS-II as a real-time kernel in the embedded soft processor. The structure of the system is introduced in details on hard tasks, resources, processor and their relationships. A video capture card which is used for medical video capture and processing is also presented as an example to show the implementation and advantage of the structure for a complex embedded system.

Published in:

Industrial Informatics, 2008. INDIN 2008. 6th IEEE International Conference on

Date of Conference:

13-16 July 2008