By Topic

Modeling of High-k Gate Stack of Tunnel Barrier in Nonvolatile Memory MOS Structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Wei Wang ; Dept. of Biomed. Eng., Southeast Univ., Nanjing ; J. P. Sun ; Toru Toyabe ; Ning Gu
more authors

We studied effects of nitrogen incorporation in high-k stack gate structures on the program/erase current and retention current for performance improvement of nanoscale nonvolatile memory devices, using a numerical model based on solutions to the Schrodinger-Poisson equations. In particular, comparisons are made for gate current behavior with different tunnel barrier stacks and materials. The changes of the barrier height and dielectric constant in the high-k dielectric stacks enable us to obtain favorable program/erase current and retention current to satisfy the requirements for nonvolatile memory devices. We found that a suitable range of the nitrogen content will enable both the basic requirements for programming and data retention to be satisfied.

Published in:

2008 8th IEEE Conference on Nanotechnology

Date of Conference:

18-21 Aug. 2008