By Topic

The implementations of adiabatic flip-flops and sequential circuits with power-gating schemes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Weiqiang Zhang ; Fac. of Inf. Sci. & Technol., Ningbo Univ., Ningbo ; Dong Zhou ; Xuanyan Hu ; Jianping Hu

The implementations of adiabatic flip-flops and sequential circuits are described in this paper. The flip-flops are realized with the two-phase CPAL (complementary pass-transistor adiabatic logic) circuits. The two-phase non-overlap power-clock generator is used to supply the CPAL sequential circuits, which is realized by using a simple converter and a single-phase sinusoidal power-clock. A power-gating scheme for the adiabatic sequential circuits is proposed. All circuits are implemented using Chartered 0.35 mum CMOS technology, and full-custom layouts are drawn. Based on the post-layout simulation results, the adiabatic sequential circuits with the power-gating scheme attain large energy savings over a wide range of frequencies, as compared with conventional CMOS circuits.

Published in:

Circuits and Systems, 2008. MWSCAS 2008. 51st Midwest Symposium on

Date of Conference:

10-13 Aug. 2008