By Topic

Optimizing BIST and repair logic for embedded memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Maddumage Karunaratne ; University of Pittsburgh, Johnstown, PA, USA ; Bejoy Oomann

This paper describes certain practical issues on designing and implementing built-in self-test circuits for testing and repairing a group of embedded memories of different types and sizes. Various test architectures presented in this paper provide for different optimizing criteria such as test time, routing feasibility, silicon overhead, and dynamic power compliance. The repair circuits are based on the most popular and widely accepted built-in-self-test strategy, and are power aware, repair friendly, and supports scan based testing of random glue logic in SOC designs. These features are useful primarily in SOC testing because such designs typically contain many memories that are large and repairable. Without an effective repair scheme, the production yield of a SOC containing a large numbers of embedded memory types and instances may severely be compromised.

Published in:

2008 51st Midwest Symposium on Circuits and Systems

Date of Conference:

10-13 Aug. 2008