By Topic

Efficient carry generation technique incorporating energy recovering logic circuitry for low power VLSI

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Krashna Nand Mishra ; IEEE, India

Dynamic power consumption is a major concern for designing various modern age information systems and computers. Advances in low power VLSI design results in charge recovery based adiabatic logic concept, which proves to be a potential parametric to design CMOS circuits for various low power applications. Research in this domain is fueled by the fact that instead of discharging the load capacitance to ground, the charge flows back to power supply and can be reused. Keeping the advantages of energy recovery logic in mind, we demonstrate low energy carry break logic exploiting certain aspects of carry generation based on the bit positions in input vectors. Design has been implemented in 90 nm TSMC process, showing 70% improvement in power.

Published in:

Circuits and Systems for Communications, 2008. ECCSC 2008. 4th European Conference on

Date of Conference:

10-11 July 2008