Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

New design process for optical chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pribyl, W. ; Inst. of Electron., Tech. Univ. Graz, Graz ; Seyringer, D. ; Seyringer, H.

The ever-increasing capabilities of high- performance optical chips, combined with a continuous trend towards miniaturization has made designing them a more and more complex task. A further difficulty is added by the fact that technology in the optics sector is not as well developed as that in standard microelectronics, which means designers of optical chips are bound by more technological constraints and restrictions. Furthermore, the design tools at their disposal are rudimentary at best and far away from the high standards of CAD tools used for microelectronics design. To alleviate this problem to some extent, a combination of genetic algorithms and neural networks has been used successfully to develop a tool, which is able to design chip parts and simple complete optical chips completely unaided by human interaction from the very first step. The completed designs are considerably more effective than those created by humans, as the artificial intelligence tool is far better able to cope with the complex relationships and boundary conditions that must be taken into account when designing such optical chips.

Published in:

Communication Systems, Networks and Digital Signal Processing, 2008. CNSDSP 2008. 6th International Symposium on

Date of Conference:

25-25 July 2008