Cart (Loading....) | Create Account
Close category search window

High-Q on-chip inductors embedded in wafer-level package for RFIC applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Tao Feng ; Tsinghua Univ., Tsinghua ; Jian Cai ; Kwon, H.H.K. ; Qian Wang
more authors

Wafer level packaging (WLP) technology has been used to integrate high-Q inductor on Si substrate. These inductors consist of a thick Cu electroplated rerouting to reduce series resistance and a thick dielectric layer to separate the inductors from Si substrate. The measured results show that the peak O-factor is 30 at 4 GHz for a 0.77 nH inductor, which is good agreement with the simulated performance by HFSS. Therefore, this technology realizes embedded high-Q inductors in WLP and can improve the performance of RF system.

Published in:

Electronic Packaging Technology & High Density Packaging, 2008. ICEPT-HDP 2008. International Conference on

Date of Conference:

28-31 July 2008

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.