Skip to Main Content
Future generations of electronic products require further developments of integration and packaging technologies. The reasons for this are higher signal frequencies and the increasing functional density at acceptable costs. With the existing technologies organic substrates with high-density built-up layers with microvias can be produced. On both sides of the substrates, passive and active components can be assembled. The surface demand at the side of a printed circuit board for active components can be reduced to a minimum by the application of CSPs (chip size packages) or flip chips. However a further miniaturization requires a three-dimensional integration of the components. Advanced packages contain stacked chips, which are connected by bond wires with an interposer or a lead frame. Apart from the miniaturization the new applications require signal frequencies of several GHz, which can only be recalled with difficult due to the long bond wires and the extensive connection paths on the printed circuit board. Signal integrity requires connections that are much shorter and impedance-matched. This can be reached by embedded components. Embedding signifies that the conductor is not only located under the embedded components, but also on top of them. This enables to continue three-dimensional packaging on top of the embedded component as well. The component is electrically connected with the upper or lower conducting layer or with both of them, e. g. as it is the case in power ICs with contacts on both sides. The Fraunhofer IZM and the Technical University Berlin jointly develop advanced technologies for embedding of active chips for system-in-package (SiP) applications. The first development was the so-called chip-in-polymer technology, which enables the realization of SiPs as well as printed circuit boards with integrated components. It is based on the embedding of thin chips into built-up layers under the consequent use of printed circuit board technologies (PCB tec- - hnologies). Electrical contacts to the chips are realized by laser-drilled and metallized microvias.