By Topic

Using an Automated Approach to Explore and Design a High-Efficiency Processor Element for the Multimedia Domain

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lai Mingche ; Sch. of Comput., Nat. Univ. of Defense Technol., Changsha ; Guo Jianjun ; Zhang Zhuxi ; Wang Zhiying

This paper presents the exploration and design of a high-efficiency processor element for multimedia application. Based on the cost estimation model to evaluate the area and energy consumption for synchronous data transport architecture, a divide and-conquer design approach is proposed to generate the optimal processor element in a short time. The computing core exploration begins with the application characteristics analysis, and continues with a heuristic search process for the performance energy Pareto optimal cores. Then, the trace-driven simulation and analytical method explore the processor elements which are optimal with respect to performance-energy under area constraint. The automated design approach generates the target processor element within 4 hours, and the processor implemented in UMC 0.13um CMOS process can operate at 500 MHz while consuming average 223 mW power. For multimedia applications, the generated processor has the comparable performance with the state-of-art high performance DSPs.

Published in:

Complex, Intelligent and Software Intensive Systems, 2008. CISIS 2008. International Conference on

Date of Conference:

4-7 March 2008