By Topic

Verification of fixed-point circuits specified by Taylor Series using Arithmetic Transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yu Pang ; Dept. of Electr. & Comput. Eng., Mcgill Univ., Montreal, QC ; Radeck, K. ; Zilic, Z.

For imprecise circuits, error is unavoidable, so implementations only realize specifications to some extent. Investigation of their difference is necessary. To overcome disadvantages of simulation, intermediate Arithmetic Transform polynomials are used as an analytical apparatus suitable to precision analysis for both the quantization (bit-width) and approximation sources, and a simple algorithm is proposed to compute each different type error and check an existing implementation of Taylor Series or real-valued polynomials whether satisfying the given error bound.

Published in:

Circuits and Systems and TAISA Conference, 2008. NEWCAS-TAISA 2008. 2008 Joint 6th International IEEE Northeast Workshop on

Date of Conference:

22-25 June 2008