By Topic

65nm CMOS Circuit design of a sampled analog signal processor dedicated to RF applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Francois Rivet ; Université de Bordeaux 1, IMS Laboratory, 351 Cours de la Liberation, 33405 Talence Cedex, France ; Yann Deval ; Jean-Baptiste Begueret ; Dominique Dallet
more authors

The software-defined radio (SDR) concept aims at designing a re-configurable radio architecture accepting all cellular or non-cellular standards working in the 0-5 GHz frequency range. Some technical challenges have to be solved in order to address this concept. A fully digital SDR system implying an A/D conversion close to the antenna is not feasible in the case of mobile terminal. This paper presents the design of an analog processor which process RF signal in order to elect and convert into digital only the desired RF signal envelope. It uses the principle of a fast Fourier transform (FFT) to carry out basic analog functions with high accuracy at a low power consumption. Schematic and post layout simulations are exhibited. Estimated die area and power consumption are numbered.

Published in:

Circuits and Systems and TAISA Conference, 2008. NEWCAS-TAISA 2008. 2008 Joint 6th International IEEE Northeast Workshop on

Date of Conference:

22-25 June 2008