By Topic

Theoretical basis and measurement techniques for SSN (Simultaneous switching noise) on FPGA (Field Programmable Gate Array) products

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

With the increase of data rate and clock speed, as well as the decrease of power supply voltage on todaypsilas technology, simultaneous switching noise (SSN) has become critical in order for the entire system to have an error free design. The difference in a few milli-volts may cause the system to fail. Therefore, it is very important to understand the characteristics of the SSN glitch of an active device for correct system-level performance. This paper quantifies the amount of SSN glitch launched from a FPGA into the near end of the printed circuit board (PCB) transmission line without being influenced by the response of the measurement system. It also analyzes practical measurement approaches with different probing methods and measurement methodologies to understand the characteristics of the SSN glitch. This paper is a guide to understand the SSN characteristics for system electronic system designers.

Published in:

Applied Electromagnetics, 2007. APACE 2007. Asia-Pacific Conference on

Date of Conference:

4-6 Dec. 2007