By Topic

Integration of CMOS VCO and Frequency Divider for Ku-Band Low-Power Frequency Synthesizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pei-Kang Tsai ; Dept. of Electr. Eng., Nat. Cheng Kung Univ., Tainan ; Tzuen-Hsi Huang ; Yo-Sheng Lin

This paper presents the integration design and implementation of low-power voltage-controlled oscillator (VCO) and frequency divider for the Ku-band frequency synthesizer use. The integrated circuit is implemented by a 0.18 mum CMOS technology. To achieve the low-power consumption, the VCO core and the divider core are constructed in the complementary cross-coupled pair and in the injection-locked configuration, respectively. The experimental results show the VCO and the divider consume 3.1 mW and 4.2 mW at a 1.4 V supply voltage, respectively. The VCO oscillates at 14.33 GHz with a 900-MHz tuning range. The measured phase noise is around -110 dBc/Hz at 1-MHz offset in whole tuning range. The measured locking range of the divider is about 400 MHz with a phase noise level of around -106 dBc/Hz at 1 MHz offset.

Published in:

Innovative Computing Information and Control, 2008. ICICIC '08. 3rd International Conference on

Date of Conference:

18-20 June 2008