By Topic

FARS: A page replacement algorithm for NAND flash memory based embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ohhoon Kwon ; Sch. of Comput. Sci. & Eng., Seoul Nat. Univ., Seoul ; Hyokyung Bahn ; Kern Koh

Page replacement algorithms in most operating systems are optimized for disk based systems. However, in recent years, embedded systems are usually equipped with NAND flash memory because it has many attractive features such as small size, fast access speed, shock resistance, and lightweight. Therefore, a new replacement algorithm is needed for NAND flash memory based embedded systems. In this paper, we propose a new replacement algorithm for embedded systems with NAND flash memory. The proposed algorithm focuses on reducing the replacement cost and I/O execution time in order to improve the performance of embedded systems. Trace-driven simulations show that the proposed algorithm performs better than existing algorithms in terms of the replacement cost and I/O execution time.

Published in:

Computer and Information Technology, 2008. CIT 2008. 8th IEEE International Conference on

Date of Conference:

8-11 July 2008