By Topic

Novel dual inductor-fed DC-DC converter integrated with parallel boost converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hyun-Wook Seong ; Div. of Electr. Eng. & Comput. Sci., KAIST, Daejeon ; Ki-Bum Park ; Gun-Woo Moon ; Myung-Joong Youn

A Novel dual inductor-fed boost converter integrating a conventional dual inductor-fed boost converter and a parallel boost converter is proposed. Among various current-fed type boost topologies, a dual inductor-fed boost converter is the most attractive scheme due to the voltage doubling effect providing higher voltage conversion ratio, the less stress on the components and less switchpsilas conduction loss because of smaller boost inductorpsilas current. Unfortunately most of current-fed type boost topologies including dual-inductor schemes have crucial defects such as a high voltage spike on a switch when it come to turning off and an unattainable soft start-up due to the limited range of duty ratio, above 50%. To solve mentioned problems, additional voltage clamp circuits and coupling windings causing a higher cost, a lower efficiency and a bulky size with complexity should be used. By integrating a dual inductor-fed boost converter and a parallel boost converter, mentioned problems can be removed with a simple method. The operational principle, theoretical analysis, key features have been conducted. Experimental results based on a 42 V input, 400 V / 1 A output and 48 kHz prototype are shown to verify the proposed scheme.

Published in:

Power Electronics Specialists Conference, 2008. PESC 2008. IEEE

Date of Conference:

15-19 June 2008