By Topic

An efficient MV prediction VLSI architecture for H.264 video decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
HaiBing Yin ; Inf. Eng. Dept., China Jiliang Univ., Hangzhou ; Dong Ping Zhang ; Xiumin Wang ; Zhelei Xia

Variable block sizes, complex spatial motion vector prediction, particular skip and direct temporal MV prediction contribute to superior performance of H.264 standard. However, high irregularity of its MV prediction algorithm also makes efficient hardware implementation challenging. In this paper, an efficient VLSI architecture is proposed for irregular MV prediction implementation. Complex control logic is simplified by regularly lookuping control parameters in a predefined table. The parameters of the current MB and neighboring blocks are also initialized and updated regularly. Pipeline and parallelism are jointly employed in the proposed architecture to shorten the processing time and minimize hardware consumption. Moreover, highly regular architecture also simplifies the function verification considerably. Simulation results verify the effectiveness of the proposed design.

Published in:

Audio, Language and Image Processing, 2008. ICALIP 2008. International Conference on

Date of Conference:

7-9 July 2008