By Topic

Integrating Extensive Functional Verification Into Digital Design Education

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Radu, M.E. ; Electr. & Comput. Eng. Dept., Rose-Hulman Inst. of Technol., Terre Haute, IN ; Sexton, S.M.

A different approach to teaching digital systems design using hardware description languages (HDLs) within a limited time budget is presented. The proposed approach modifies the content of the lectures, placing more emphasis on the functional verification of hardware designs as opposed to the established method of teaching HDL semantics and syntax. The educational research study conducted by the author and the Office of Institutional Research, Planning, and Assessment, Rose-Hulman Institute of Technology, Terre Haute, IN, suggests that the extensive coverage of functional verification: 1) improves the learning process and the achievement of concepts and skills in digital design; and 2) encourages a deeper approach to learning, producing highly qualified graduates for today industry's needs.

Published in:

Education, IEEE Transactions on  (Volume:51 ,  Issue: 3 )