System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Generic linear RC delay modeling for digital CMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Deng, A.-C. ; Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA ; Shiau, Y.-C.

The linear RC delay modeling technique is used to model the timing delays in CMOS circuit empirically. The empirical model, a multidimensional function of various circuit and device parameters, is shown to be simplified to a two-dimensional model which estimates the delay of a CMOS subcircuit in terms of the generic RC delay ad the rise/fall time of the input transition. Accuracy limitations of the linear RC delay model are investigated; namely, (i) the single-time-constant approximation on the multiple-pole network function; (ii) the linear resistance approximation on the nonlinear MOSFET characteristic; and (iii) the step-input waveform assumption. These accuracy problems are handled by: (1) presenting an accuracy measure of the simpler model and an option for using the more accurate two-time-constant model; (2) exploiting the nonlinear body effect in the transmission gate to improve the linear resistance characterization; and (3) using the piecewise-linear characterization on the input rise/fall time effect. The model has been installed in an experimental simulator and tested for various circuits. Comparisons are made with SPICE to validate the model reliability

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:9 ,  Issue: 4 )