By Topic

Endurance Reliability of Multilevel-Cell Flash Memory Using a  \hbox {ZrO}_{2}/\hbox {Si}_{3}\hbox {N}_{4} Dual Charge Storage Layer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

The mechanisms of programming/erasing (P/E) and endurance degradation have been investigated for multilevel-cell (MLC) Flash memories using a (NROM) or a dual charge storage layer (DCSL). Threshold-voltage -level disturbance is found to be the major endurance degradation factor of NROM-type MLCs, whereas separated charge storage and step-up potential wells give rise to a superior -level controllability for DCSL MLCs. The programmed levels of DCSL MLCs are controlled by the spatial charge distribution, as well as the charge storage capacity of each storage layer, rather than the charge injection. As a result, DCSL MLCs show negligible -level offsets (< 0.2 V) that are maintained throughout the P/E cycles, demonstrating significantly improved endurance reliability compared to NROM-type MLCs.

Published in:

IEEE Transactions on Electron Devices  (Volume:55 ,  Issue: 9 )