By Topic

SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Osterloh, B. ; IDA, Tech. Univ. Braunschweig, Braunschweig ; Michalik, H. ; Fiethe, B. ; Kotarowski, K.

Configurable system-on-chip (SoC) solutions based on state-of-the art FPGA have successfully demonstrated flexibility and reliability for scientific space applications like the Venus Express mission. Future high end payload applications (e.g. Solar Orbiter) demand high-performance on-board processing because of the discrepancy between extreme high data volume and low downlink channel capacity. Furthermore, in-flight reconfiguration ability enhances the system with re-programmable hardware and thus a maintenance potential. To achieve these advanced design goals a reconfigurable system-on-chip (RSoC) architecture is proposed supported by a flexible communication architecture. The flexibility for on-chip communication is covered by a dedicated network-on-chip (NoC) approach. The configurable system-on-chip solution is introduced and the advantages are outlined. Additionally we present our newly developed NoC approach, system-on-chip wire (SoCWire) and outline its performance and the applicability for in-flight reconfigurable systems.

Published in:

Adaptive Hardware and Systems, 2008. AHS '08. NASA/ESA Conference on

Date of Conference:

22-25 June 2008