By Topic

Design and implementation of MP3 decoder using partial dynamic reconfiguration on Virtex-4 FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Taghipour, H. ; Islamic Azad Univ., Ilkhchi ; Frounchi, J. ; Zarifi, M.H.

Dynamic reconfiguration has always constituted a challenge for embedded systems designers. Nowadays, technological developments make possible to do it on Xilinx FPGAs, but setting up a dynamically reconfigurable system remains a painful and complicated task. This architecture can benefit from being able to load and unload modules at run-time and using this feature, significant reduction in hardware resources and power dissipation of a chip can be achieved. In this paper, the design and implementation of a MP3 decoder is presented in which IMDCT and antialias blocks are implemented as reconfigurable blocks. In this work, slice based bus macros have been designed and implemented on a XC4VLX25 FPGA using the Xilinx FPGA-Editor software. The reconfiguration time of this design is 19 ms.

Published in:

Computer and Communication Engineering, 2008. ICCCE 2008. International Conference on

Date of Conference:

13-15 May 2008