By Topic

Design, Simulation and Testing of a High Speed Low Power 15-4 Compressor for High Speed Multiplication Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Shubhajit Roy Chowdhury ; Dept. of Electron. & Telecommun. Eng., Jadavpur Univ., Kolkata ; Aritra Banerjee ; Aniruddha Roy ; Hiranmay Saha

The paper presents a novel high speed and low power 15-4 Compressor for high speed and low power multiplication applications. The proposed compressor uses bit sliced adder architecture to exploit the parallelism in the computation of sum of 15 input bits by five full adders. The newly proposed compressor is also centered around the design of a novel 5-3 compressor that attempts to minimize the stage delays of a conventional 5-3 compressor that is designed using single bit full adder and half adder architectures. The proposed 15-4 compressor uses the minimum number of hardware resources so far as the logic level architecture of the design is concerned. The proposed compressor is tested using 14 transistor and 10 transistor adder designs reported in literature. The power delay product of the proposed compressor is found to be equal to as low as 0.98fJ using 10T adder design and 0.46fJ using 14T adder design. The whole simulation has been carried out using TSPICE using 0.35 mum technology.

Published in:

2008 First International Conference on Emerging Trends in Engineering and Technology

Date of Conference:

16-18 July 2008