By Topic

4H-SiC MIS Capacitors and MISFETs With Deposited \hbox {SiN}_{x}/ \hbox {SiO}_{2} Stack-Gate Structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Noborio, Masato ; Dept. of Electron. Sci. & Eng., Kyoto Univ., Kyoto ; Suda, J. ; Kimoto, T.

SiNx / SiO2 stack-gate structures, followed by N2O annealing, have been investigated to improve the 4H-SiC metal- insulator-semiconductor (MIS) interface quality. Capacitance- voltage measurements on fabricated stack-gate MIS capacitors have indicated that the interface trap density is reduced by post- deposition annealing in N2O at 1300degC. When the MIS capacitor with a SiNx / SiO2 thickness of 10 nm/50 nm was annealed in N2O for 2 h, the interface trap density at Ec - 0.2 eV is below 1 X 1011 cm -2eV-1. Oxidation of SiNx during N2O annealing has resulted in the improvement of SiC MIS interface characteristics, as well as dielectric properties. The fabricated MISFETs with SiNx / SiO2 stack-gate structure annealed in N2O demonstrate a reasonably high channel mobility of 32 cm2 / V ldr s on the (0001)Si face and 40 cm2/ V ldrs on the (0001) C face.

Published in:

Electron Devices, IEEE Transactions on  (Volume:55 ,  Issue: 8 )