By Topic

Simple Statistical Analysis Techniques to Determine Optimum Sense Amp Set Times

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Houle, R.M. ; IBM, Essex Junction, VT

Statistical analysis techniques are described, involving a relatively small number of actual circuit simulations, to accurately determine the optimum sense amp set time for SRAM designs. Techniques to generate and evaluate the statistical distributions for bit line leakage, signal development, sense amp asymmetry and timing fluctuations in control circuits are discussed with important implications to sense amp design. The procedure is outlined in detail using representative circuits and simulations from a 65 nm CMOS bulk technology.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:43 ,  Issue: 8 )