Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A behavioral synthesis method for asynchronous circuits with bundled-data implementation (Tool paper)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
6 Author(s)
Hamada, N. ; Aizu Univ., Aizuwakamatsu ; Shiga, Y. ; Saito, H. ; Yoneda, T.
more authors

This paper presents a behavioral synthesis method for asynchronous circuits with bundled-data implementation. This paper extends a behavioral synthesis method for synchronous circuits so that an RTL model of bundled-data implementation is synthesized from a behavioral description specified by a restricted C language. Finally, this paper evaluates our method for several benchmarks through a tool implementation.

Published in:

Application of Concurrency to System Design, 2008. ACSD 2008. 8th International Conference on

Date of Conference:

23-27 June 2008