By Topic

Statistical leakage modeling in CMOS logic gates considering process variations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Carmelo D'Agostino ; STMicroelectronics Crolles, FTM/DAIS, France ; Philippe Flatresse ; Edith Beigne ; Marc Belleville

The dramatic increase in leakage current, coupled with the swell in process variability in nano-scaled CMOS technologies, has become a major issue for future IC design. Moreover, due to the spread of leakage power values, leakage variability cannot be neglected anymore. In this work an accurate analytic estimation and modeling methodology has been developed for logic gates leakage under statistical process variations. The developed methodology is completely based on BSIM4 equations, implemented in Verilog-A, and applicable to any different CMOS technologies (90 nm, 65 nm, etc), electrical simulators and models. For the first time subthreshold, gate, BTBT, and GIDL leakage variations are considered. Comparisons to Monte-Carlo simulation on 90 and 65 nm STMicroelectronics CMOS technologies fully validate the accuracy of the proposed method and demonstrate the efficiency of the proposed analysis method.

Published in:

2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial

Date of Conference:

2-4 June 2008