Cart (Loading....) | Create Account
Close category search window
 

Power aware design of superscalar architecture for high performance DSP operations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ahmed, R. ; Dept. of Comput. Sci. & Eng., Lahore Univ. of Manage. Sci., Lahore ; Sheikh, F. ; Masud, S.

In this paper a methodology for architectural level power optimization of a superscalar processor is proposed. The optimization is targeted at high performance real-time DSP operations. Sample rate conversion operation in software defined radios has been taken as an exemplar operation. Various superscalar configurations have been obtained through a systematic procedure. SimpleScalar architecture modeling tool has been used for simulation along with its power estimation extension - Wattch. Overall performance gain of more than 100 percent has been achieved while meeting all operating constraints.

Published in:

Electrical and Computer Engineering, 2008. CCECE 2008. Canadian Conference on

Date of Conference:

4-7 May 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.