By Topic

Steady state thermal analysis of a reconfigurable wafer-scale circuit board

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Mohammed Bougataya ; Université du Québec à Trois-Rivières, Canada ; Ahmed Lakhsasi ; Richard Norman ; Richard Prytula
more authors

During the development of a reconfigurable wafer-scale circuit board, the thermal design aspects have proved crucial to its reliable operation. Reducing thermally induced stress and preventing local overheating remain major concerns when optimizing the capabilities of the WaferBoardTM technology. This paper presents a thermal analysis of that technology. For this study, various thermal boundary conditions are analyzed and thermal profiles with 3D thermal contours are presented. 3D finite element thermal models are used to predict local thermal peaks on the WaferBoardTM structure. This model allows exploring the possibilities to minimize the thermal gradient in the critical areas, especially at the solder balls level. In a second step, thermal stress analysis will be conducted using the temperature loads calculated by steady state thermal analysis.

Published in:

Electrical and Computer Engineering, 2008. CCECE 2008. Canadian Conference on

Date of Conference:

4-7 May 2008