Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Efficient loop filter design in FPGAs for Phase Lock Loops in high-datarate wireless receivers — theory and case study

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Linn, Y. ; Univ. of British Columbia, Vancouver, BC

In most contemporary phase lock loops (PLLs) used in high-datarate wireless receivers, some or all of the PLL 's components are implemented digitally, in particular the PLL's loop filter. In this paper we develop the theory behind new efficient structures for the implementation of loop filters within FPGAs (field programmable gate arrays) using fixed-point arithmetic. The theory is then investigated via a case study, in which we present FPGA hardware mapping results which show that employing the proposed method results in a decrease of more than 70% in the logic gate count needed as compared to the conventional implementation.

Published in:

Wireless Telecommunications Symposium, 2007. WTS 2007

Date of Conference:

26-28 April 2007