By Topic

Employing 65 nm CMOS SOI for 60 GHz WPAN applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Mounet, C. ; CEA/LETI-MINATEC, Grenoble ; Siligaris, A. ; Michel, A. ; Capodiferro, M.

In this paper the design flow of a 60 GHz LNA in a standard CMOS SOI technology is described. First the 60 GHz band opportunities for very high data rate (multi Gbit/sec) wireless communication systems is presented. Then the paper showed the modeling approach for transmission lines as well as for transistors. Passive elements are modeled with the help of HFSS 3D electromagnetic simulator, whilst the transistors use an empirical high frequency oriented CMOS model. A brief description of a 60 GHz transceiver is given.

Published in:

Microwaves, Communications, Antennas and Electronic Systems, 2008. COMCAS 2008. IEEE International Conference on

Date of Conference:

13-14 May 2008