By Topic

A new circuit topology for LNAs using partial source degeneration with double transistor connection to improve gain and input impedance matching flexibility

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tavora, A.S. ; FEEC, Univ. of Campinas, Campinas ; Capovilla, C.E. ; Kretly, L.C.

One of the most important constraints that a designer must face in LNA design is the input impedance matching. The input impedance matching results in optimized gain and noise figure for the amplifier. Considering a single MOS transistor in common-source configuration, a degeneration of the source by an inductance Ls produces a desirable real part on the input impedance. Unfortunately, due to some technology restrains the designer must work with restringed options for Ls values limiting the capability to achieve a desirable impedance. The degeneration also introduces transconductance reduction due to the Ls voltage drop.

Published in:

Microwaves, Communications, Antennas and Electronic Systems, 2008. COMCAS 2008. IEEE International Conference on

Date of Conference:

13-14 May 2008