By Topic

A 1.6-to-3.2/4.8 GHz dual-modulus injection-locked frequency multiplier in 0.18μm digital CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lin Zhang ; Dept. of Electr. & Comput. Eng., Rochester Univ., Rochester, NY ; Karasiewicz, D. ; Cifctioglu, B. ; Hui Wu

This paper proposes a variable-modulus injection-locked frequency multiplier for better harmonic suppression. It is more suitable for fully-integrated implementation using low-Q on-chip inductors in digital CMOS than conventional approaches. A prototype dual-modulus frequency doubler/tripler with 1.6 GHz input and 3.2 GHz/4.8 GHz output is implemented in a 0.18 mum standard digital CMOS. At 5% locking range, the doubler mode achieves fundamental suppression of 42 dB with 2.2 mW power consumption from 1 V supply; while the tripler mode achieves 40 dB suppression at the fundamental and 32 dB at the second harmonic, with 3.7 mWpower consumption from 1 V supply. Good phase noise performance is achieved for both doubler and tripler modes.

Published in:

Radio Frequency Integrated Circuits Symposium, 2008. RFIC 2008. IEEE

Date of Conference:

June 17 2008-April 17 2008