By Topic

Improvement and Design 1R PoRAM with Read/Write/Erase Operation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jung Ha Kim ; Hanyang Univ., Seoul ; Sa Yong Shim ; Sang Sun Lee

Polymer random access memory is a next-generation nonvolatile memory device possessing two stable states of which their respective resistances differ by more than a factor of 100. This memory device is easy to integrated and mass produce because it has a sandwich-like One-Resister structure forming a cross-point cell array. The previous cell array structure makes it difficult to read data correctly because of current interference between cells. In this paper, to solve these problems, a new cell array called a ldquorow chain cell arrayrdquo is suggested that does not produce current interference. To the multi-cell read data, especially we have adjusted this structure. They are verified by simulation. Furthermore, to write/erase data, we propose a new architecture and verify that the required voltages are applied to the selected cell.

Published in:

Computational Sciences and Its Applications, 2008. ICCSA '08. International Conference on

Date of Conference:

June 30 2008-July 3 2008