By Topic

Implementation of 2-Dimensional Maverick Control Limits and their ability to screen die with defect induced leakage

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Flynn, A. ; Xilinx Ireland, Saggart ; Seebeck, K.

In this paper the theory and application of applying a 2-Dimensional Maverick Control Limit (2-D MCL) parametric binning technique at device test is presented. In an environment where PPM expectations are becoming ever more stringent, it is shown that analyzing parametric measurements in terms of correlation, rather than in isolation, can lead to improved product quality and reliability. Initially, implementation is outlined step by step and explains how limits are calculated using sound statistical methods. Subsequently, using a mature CMOS product as a test vehicle, the expected fallout is outlined while also identifying a significant excursion which would have gone undetected without the application of this binning technique.

Published in:

Reliability Physics Symposium, 2008. IRPS 2008. IEEE International

Date of Conference:

April 27 2008-May 1 2008